Writing a '1' to this bit will clear the DFLL Startup Failure Interrupt Enable bit, which disables the DFLL Startup Failure interrupt.

However, even with these achievements, Edwards was not able to produce designs that could compete with the emergence of buses like the Leyland Titan and Tiger. By the end of the 1920's even after a short term union with Daimler as ADC the AEC company lacked competitive designs. AEC through its parent the Underground Group "headhunted" Leyland's Chief Engineer and the sidelined Edwards who left to take up a similar position with Morris Commercial in 1929, who were trying to break into the heavy bus and truck market.

Opening Times and Admission Prices Buy Admission Tickets How To Get Here What's On Bus Rides Miniature Railway Kids and Families Learning and Education Motor Club Meetings Group Visits Accessibility Where to Stay Google Virtual Tour Google Aerial View

Writing a '1' to this bit will clear the DFLL Ready Interrupt Enable bit, which disables the DFLL Ready interrupt.

The body by local manufacturer Metropolitan Cammell was one of the earliest examples of what was to become a trendsetting steel body structure developed by a team lead by Colin Bailey. The design still influences bus body structures that are built today.

Edwards had been partly responsible for the revolutionary London General "K" type (AEC 301) of 1919 where the driver was placed alongside the engine creating the classic British half cab bus.

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Writing a '1' to this bit will clear the DFLL Tuner Overflow Interrupt Enable bit, which disables the DFLL Tuner Overflow interrupt.

Latest News Our History Our Buses Our Battery Electrics Our Other Vehicles Our Reserve Collection Our Archives and Artefacts School Visits Learn About Public Transport Learn About RAF Wythall Privacy Statement

In 1923 Edwards again was at the forefront of bus design with the introduction by AEC of the London General NS (AEC 405) type which had a very low chassis frame aimed at making operation of top covered double deck buses more acceptable by reducing the overall height and centre of gravity considerably.

Writing a '1' to this bit will clear the DFLL Lock Interrupt Enable bit, which disables the DFLL Lock interrupt.

The Dictator was never a sales success, being a 1920's concept competing with the much more modern and contantly evolving designs of the 1930's.

The Dictator looked similar to the earlier Edwards designed ADC 426 and later AEC 660 Reliance and Daimler CF6 but had the novel feature of a front sub frame that allowed the front axle, engine and gearbox to be removed as a unit by removing a few bolts to improve serviceing accessibility. This feature was successfully revived in the mid 1950's on the famous AEC Routemaster of London Transport.

Writing a '1' to this bit will clear the DFLL Tuner Underflow Interrupt Enable bit, which disables the DFLL Tuner Underflow interrupt.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

Writing a '1' to this bit will clear the PLL Lock Rise Interrupt Enable bit, which disables the PLL Lock Rise interrupt.

Birmingham bought Morris to support local industry at the height of the world trade depression, abandoning its traditional supplier AEC. But for this, it is likely that the AEC Regal (the single deck equivalent to the Regent) may have been chosen which would have undoubtedly been a better investment.

Writing a '1' to this bit will clear the XOSC Startup Failure Interrupt Enable bit, which disables the XOSC Startup Failure interrupt.

The Transport Museum, Chapel Lane, Wythall, Worcs B47 6JA Tel: 01564 826471 | email enquiries@wythall.org.ukTRANSPORT MUSEUM WYTHALL is a registered charity no 1167872

Green: museum, cafe and shop open + Miniature train (subject to staffing) + Free bus rides Blue: as above + something extra! click date for details Yellow: main event days, click date for more details White: Museum Closed

Writing a '1' to this bit will clear the XOSC Ready Interrupt Enable bit, which disables the XOSC Ready interrupt.

Writing a '1' to this bit will clear the XOSC Clock Failure Interrupt Enable bit, which disables the XOSC Clock Failure interrupt.

Writing a '1' to this bit will clear the DFLL Reference Clock Stopped Interrupt Enable bit, which disables the DFLL Reference Clock Stopped interrupt.

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).